



Low-Noise 1-, 2-Channel Front-End Chip for ECG Applications

Features

- ◆ Single/Dual-channel low-noise analog front-end;
- ◆ Supply current: ~130 μA (1-channel);
~200 μA (2-channel);
- ◆ Shut down mode: <0.1 μA ;
- ◆ Low input-referred noise: ~3 μV_{rms} ;
- ◆ Common-mode rejection ratio: ~85 dB (DC-100 Hz);
- ◆ Single supply operation: 2 V to 3.6 V;
- ◆ Digital IO level: 1.8 V to 3.6 V;
- ◆ Programmable gain: 50 to 720;
- ◆ Built-in filter bandwidth: 0.5 to 220 Hz;
- ◆ Built-in high precision 1.8 V LDO;
- ◆ Built-in SPI-compatible serial interface;
- ◆ Supports baseline fast restoring;
- ◆ Supports DC-coupled input;
- ◆ Supports dry-electrode input;
- ◆ ± 4 kV HBM ESD rating;
- ◆ 3mm*3mm QFN-20 package;



Revision History

Rev. 1.0, Initial Version: Oct. 2024

Rev. 1.1, Revised Version: Jan. 2026 (updated application circuits)

目录

Revision History	1
Rev. 1.1, Revised Version: Jan. 2026 (updated application circuits)	1
General Description	3
Applications	3
1. Pin Configuration and Description	4
1.1. Pin Configuration	4
1.2. Pin Description	4
2. Electrical Characteristics	5
2.1. Absolute Maximum Ratings*	6
3. ESD Caution	7
4. Theory of Operation	8
4.1. Architecture Overview	8
4.2. Signal Conditioning	8
4.3. Analog Input	9
4.4. Channel Gain Setting	9
4.5. Right Leg Drive (RLD) Circuitry	9
4.6. Fast Restore Circuitry	10
4.7. Power Supply Regulation	11
4.8. Shutdown Mode	11
4.9. I/O Protection	11
5. SPI Interface	12
5.1. I/O Description	12
5.1.1. Chip Select (CS)	12
5.1.2. Serial Clock (SCLK)	12
5.1.3. Data Input (SDI)	12
5.1.4. Data Output (SDO)	12
5.2. Timing Characteristics	12
5.3. SPI Command Definitions	13
5.3.1. RESET: Reset Registers to Default Values	13
5.3.2. RDATA: Read Data	13
5.3.3. RREG: Read from Register	14
5.3.4. WREG: Write to Register	14
5.4. SPI Register Definition	15
5.4.1. Register Assignment	15
5.4.2. User Register Description	15
5.5. Channel Selection Description	16
5.5.1. #Channel 1	16
5.5.2. #Channel 2	16

6. Application Information 17

 6.1. Application Circuits 17

 6.2. RLD Electrode (Reference Electrode) Configuration 18

 6.3. Driving ADCs 18

 6.4. ESD Protection 19

 6.5. Sensor Electrodes Material 19

 6.6. PCB Layout Recommendations 19

 6.6.1. Power Supplies and Grounding 19

 6.6.2. Shielding Analog Signal Paths 19

7. ECG Measurements 20

8. Package Information 21

 8.1. NOTE for Exposed PAD: 21

General Description

The FS108X is an integrated single/dual-channel signal conditioning integrated circuit for ECG and other biopotential measurements. It incorporates programmable gain amplifiers (PGAs), filters, internal references, oscillators, digital serial peripheral interface (SPI), right leg drive (RLD) circuitry, and a high-precision low-dropout regulator (LDO). The FS108X is designed to extract, amplify, and filter small biopotential signals in the presence of noisy conditions, such as those created by motion or remote electrode placement.

The FS108X adopts a novel design of input impedance boosting. This feature allows dry electrodes such as metal-plate electrodes and flexible fabric electrodes to be used for weak biopotential recording. It dramatically enhances the user experience for wearable/portable health monitoring.

The FS108X has a flexible and wide-range gain (50 to 720) configuration per channel through the onboard SPI to suit different types of applications.

The FS108X implements a high-pass filter for eliminating motion artifacts and the electrode half-cell potential. An additional low-pass filter is also incorporated to remove additional noise.

The FS108X includes a fast restore function that reduces the duration of the otherwise long settling tails of the high-pass filtering when an abrupt signal changes. This feature allows the FS108X to take valid measurements soon after connecting the electrodes to the subject.

The FS108X also has a built-in RLD amplifier for driven lead applications, which helps improve the common-mode rejection of the line frequencies in the system and other undesired interferences.

The FS108X is packaged in a 3 mm × 3 mm, 20-pin quad flat no-lead package (QFN). Performance is specified from 0°C to 70°C, and it is operational from -40°C to +85°C.

Benefitting from high-level integration and exceptional low noise performance, the FS108X allows an analog-to-digital converter (ADC) with medium resolution or an embedded microcontroller to easily acquire the target signal. It enables the development of scalable wearable/portable health monitoring (ECG/Heart rate) devices and medical instrumentation systems (ECG/EMG, etc.) at significantly reduced size, power and overall cost.

Applications

● Wearable/Portable Health Devices

- Wearable ECG/Heart rate devices (ECG watch/wristband, etc.);
- Finger ECG/Heart rate recording;
- Fitness, sports, and training;
- Gaming peripherals;

● Medical Equipment

- Clinic ECG monitors;
- HRV monitors;
- Mobile/Remote ECG monitors, such as holter, etc.

1. Pin Configuration and Description

1.1. Pin Configuration



1.2. Pin Description

PIN NO.	NAME	FUNCTION	DESCRIPTION
1	INP1 ⁽¹⁾	Analog input	Differential analog positive input 1.
2	INN1 ⁽¹⁾	Analog input	Differential analog negative input 1.
3	INP2 ⁽¹⁾⁽²⁾	Analog input	Differential analog positive input 2. ⁽²⁾
4	INN2 ⁽¹⁾⁽²⁾	Analog input	Differential analog negative input 2. ⁽²⁾
5	VDD	Supply	Internal LDO output, 1.8V.
6	LDOIN	Supply	Internal LDO input. Chip power supply 2.0-3.6V.
7	EN	Digital input	Chip enable input. Active high. Connected to LDOIN or external logic high. Drive EN low to enter the low power shutdown mode.
8	FR	Digital input	Fast restore control input. Drive FR high to enable fast recovery mode; otherwise, drive it low.
9	CHLEN ⁽³⁾	Digital input	Signal channel enable input. Details see <i>SPI Registers</i> setting.
10	RESET	Digital input	System reset. Active low. Connect to VDD, if not used.
11	CS	Digital input	SPI Chip select. Active low.
12	SCLK	Digital input	SPI master clock input.
13	SDI	Digital input	SPI data in.
14	SDO	Digital output	SPI data out.
15	LDF ⁽⁴⁾	Digital output	Leads off detection output. Logic high for leads off and logic low for leads on.
16	VDDIO	Supply	Digital interface (SPI) IO level control input (typical 1.8/3.3 V).
17	VO2 ⁽²⁾	Analog output	Signal channel 2 output. Connected to the input of an ADC.
18	VO1	Analog output	Signal channel 1 output. Connected to the input of an ADC.
19	RLD	Analog output	Right leg drive output. Connect to the driven electrode.
20	RLDFB	Analog input	Right leg drive feedback input. Feedback terminal for the right leg drive circuit.
EPAD	GND	Supply	Exposed pad. Chip supply ground. Connects to the global ground.

* (1) connect to GND if not used.

* (2) available for dual-channel chip.

* (3) available for KS1082. To enable channel 1 and 2 simultaneously, configure both CHLEN and SPI **CHLnSET** registers are required. * (4) only supports RLD lead-off detection in strong power-line interference conditions.

2. Electrical Characteristics

Minimum and maximum specifications apply from -40°C to $+85^{\circ}\text{C}$. Typical specifications are at $+25^{\circ}\text{C}$. LDOIN = 2 V to 3.3 V $\pm 10\%$, VDD = 1.8 V, VCM = VDD/2. All specifications are at VDD = 1.8 V, GND = 0 V, Gain=360, unless otherwise noted.

Symbol	Parameter	Test Conditions/Note	Min.	Typ.	Max.	Unit
Analog Input						
	Differential Input Mode		DC-coupling			
V _{in}	Differential Input Range		(VDD-0.15)/Gain			V
V _{dc_diff}	DC Differential Input Range		-180		180	mV
R _{in} , amp	DC Input Impedance	No pull-up or pull-down current source		~5		GΩ
		Pull-up or pull-down current source		15		MΩ
Channel Performance						
A _v	Gain Setting	The first stage	5, 9			
		The second stage	10, 20, 30, 40, 60, 80			
BW	Bandwidth		0.5		220	Hz
CMRR	Common-Mode Rejection Ratio	Vcm=0.9 V, Vc=0 V, f=DC to 100 Hz		85		dB
PSRR	Power Supply Rejection Ratio	LDOIN = 2 V to 3.3 V	75	95		dB
V _n	Input-Referred Noise	f= 0.1 Hz to 220 Hz		3		μV _{rms}
Right Leg Drive Circuitry						
	Out Voltage Swing		0.1		VDD-0.1	V
R _{RLD}	Load Resistor		10		100	kΩ
GDP	Gain Bandwidth Product			10		kHz
Logic Interface						
V _{IH}	Input Voltage High		1.3			V
V _{IL}	Input Voltage Low				0.4	V
V _{OH}	Output Voltage High		0.9×VDDIO			V
V _{OL}	Output Voltage Low				0.3	V
System Specification						
L _{DOIN}	Supply Range		2.0	2.0/3.3	3.6	V
V _{LDO}	LDO Output Voltage	LDOIN=2V		1.79		V
		LDOIN=3.3V		1.8		V
V _{drop}	LDO drop-out Voltage	LDO output (PIN 5: VDD)		10	30	mV
I _{supply}	Supply Current	Single-channel, LDOIN=2 to 3.3V		130		μA
		Dual-channel, LDOIN=2 to 3.3V		200		μA
I _L	Load Current	LDO output (PIN 5: VDD)		10	30	mA
T _{st}	Startup Time	Supply voltage = 2 to 3.6 V	60		100	μS
I _{leak}	Shutdown Current	EN=Low		0.5		μA
I _L	Load Current	LDO output (PIN 5: VDD)		10	30	mA
C	Load Capacitor	LDO output (PIN 5: VDD)	0.5		4.7	μF
T _a	Operation Temperature	Normal mode			+70	°C
ESD	ESD Ratings	Human body model (HBM)	±4			kV
		Charged device model (CDM)		±500		V

2.1. Absolute Maximum Ratings*

Symbol	Parameter	Test Conditions	Value	Unit
LDOIN	Supply Voltage	V_{DOIN} to GND	1.8 to 3.7	V
VDDIO	Digital Interface Logic Level	V_{DDIO} to GND	1.8 to 3.7	V
Ta	Operational Temperature		-40 to +85	°C
ESD	ESD Ratings	Human body model (HBM)	8	kV
		Charged device model (CDM)	1	kV

* Stresses at or above those listed under Absolute Maximum Ratings may, or will, cause permanent damage to the product. This is a stress rating only, and functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may degrade device performance and affect product reliability.

3. ESD Caution

ESD (Electrostatic Discharge) sensitive device.

Although this product features priority protection circuitry, damage may occur on devices subjected to high energy ESD or improper handling and installation procedures. ESD damage can range from subtle performance degradation to complete device failure. Therefore, appropriate ESD precautions should be taken to avoid performance degradation or loss of functionality, particularly for precision integrated circuits.



4. Theory of Operation

4.1. Architecture Overview




Figure 1. Function Block Diagram

The FS108X is an integrated single/dual-channel front end for signal conditioning of small biopotentials monitoring. Each channel consists of a buffer with high input impedance, a band-pass amplifier (BP-AMP), and a low-noise and programmable gain amplifier (PGA). The KS1081/ KS1082 contains a specialized band-pass amplifier with suitable bandwidth for low-frequency biopotential and an optimized low-noise amplifier with a wide-range gain setting that can be configured by the serial peripheral interface (SPI). In addition, the FS108X includes leads-off detection circuitry and an automatic fast restore circuitry that restores the signal shortly after leads are reconnected. To suppress undesired noise and interference, a right leg drive amplifier (RLD-AMP), high precision references, and a low noise low dropout regulator (LDO) are also incorporated in this integrated circuit.

4.2. Signal Conditioning

The signal channel in the FS108X has two-stage gain setting to achieve a large dynamic range for weak biosignals. Each stage gain can be programmed by the SPI register independently. The FS108X has high DC input impedance

by means of an extensive impedance isolation design skill. What's more, this feature supports signal input from dry-contact electrodes in practical applications. The built-in BP-AMP amplifies the ECG signal while rejecting the DC offsets and electrode half-cell potential on the same stage. Consequently, DC offsets as large as 360 mV across the inputs will not saturate the signal channel. Meanwhile, the amplification of the biopotential and the rejection of the DC signal are possible with an indirect current feedback architecture, which reduces size and power compared with traditional implementations. After that, a signal with a large

voltage dynamic range can be obtained by the PGA through reasonable gain setting, which can be easily captured by an analog-to-digital converter (ADC) or an embedded ADC in a micro controller.

4.3. Analog Input

The FS108X analog input is fully differential. The differential input ($I_{NP}-I_{NN}$) can span between $\frac{VDD-0.15}{2}$ V. Generally, there are two different methods of driving the FS108X analog input: Single-Ended or Differential, as shown in Figure 2. Note that INP and INN are 180° out-of-phase in the differential input method.

When the input is Single-Ended, the INN input is held at the common-mode voltage, preferably $\frac{VDD}{2}$ at mid-supply. When the input is differential, the common-mode is given by $\frac{VDD}{2}$ V. For optimal performance, it is recommended that the FS108X be used in a **differential configuration**.




Figure 2. Methods of Driving the FS108X: Single-Ended or Differential. hat allows DC-coupling input for biopotential acquisitions.

4.4. Channel Gain Setting

The FS108X offers flexible gain with two-stage independent gain setting through the SPI interface for differential biopotential measurements. The channel gain can be chosen from one of twelve settings (50, 90, 100, 150, 180, 200, 270, 300, 360, 400, 540, and 720), which can be set by writing to the CH1SET/CH2SET register. The details of the CH1SET and CH2SET registers are shown in the SPI Interface (SPI Register Definition) section.

The default gain setting of the FS108X is 360. In practical application, keeping the gain in a reasonable low range helps with any motion artifacts picked up in the band. To optimize the dynamic range of the system, the gain level is adjustable through the SPI registers, depending on the input signal amplitude (which may vary with electrode placement) and the ADC input range.

4.5. Right Leg Drive (RLD) Circuitry

The right leg drive (RLD) circuitry is used as a means to counter common-mode interference in a biopotential measurement system as a result of power lines and other sources, including fluorescent lights. The basic principle is that the RLD amplifier (RLD-AMP) senses the common-mode signal that is present at the device inputs and forms a negative feedback loop by driving the subject with an inverted common-mode signal. The negative feedback loop restricts the common-mode variations to a narrow range.

As shown in Figure 3, the common-mode signal that is present across the inputs of the signal channel is derived from the RLD-AMP1. It is then connected to the inverting input of RLD-AMP2 through a resistor. An integrator can be built by connecting a capacitor between the RLDFB and RLD terminals. A 1-nF capacitor is available in practical applications. This configuration results in good common-mode line rejection at a

frequency range from 50 Hz to 60 Hz. Higher capacitor values may reduce the loop gain that is available for rejection and, consequently, increase the line noise. Lower capacitor values move the crossover frequency to higher frequencies, allowing increased gain. The trade off is that with higher gain, the system can become unstable and saturate the output of the RLD-AMP2.




Figure 3. Typical Configuration of RLD Circuitry.

For absolute safety consideration, when using this RLD circuitry to drive an electrode, a resistor R in series with the output (PIN19: RLD) to limit the current to be less than around 20 μ A is recommended. For example, if the supply used is 1.8V, ensure that the resistor is greater than 100 k Ω to account for component and supply variations. It is important to point out that a large resistor R between the RLD output and the subject may degrade the interference rejection performance. Thus, the value of the resistor R can be used from 10 k Ω to 100 k Ω in battery-powered systems for general-purpose use.

4.6. Fast Restore Circuitry

The FS108X adopts a band-pass amplifier (BP-AMP). Due to the ultra-low cutoff frequency of the high-pass filtering characteristic, signals may require several seconds to settle. This settling time can result in a frustrating delay for the user after a step response: for example, when the electrodes are first connected. This fast restore control block, as shown in Figure 4, is implemented to reduce the large delay. The output of the signal channel is connected to a window comparator. Once a saturation condition at the output of the signal path is detected by the window comparator, which triggers a timing circuit. Thus, a low resistance loop path between the input and output of the BP-AMP will be created to deliver a quicker settling time. If, by the end of the timing, the saturation condition persists, the cycle repeats. Otherwise, the FS108X returns to its normal operation.




Figure 4. Fast Restore Circuitry.

The FS108X allows the user to select the input to trigger the timing switches of this fast restore function block: internal lead off detection output (PIN15: LDF) and external control signal (PIN8: FR). An external signal can be created by specified circuits and embedded programs in microcontrollers (MCUs). To disable fast restore, drive the FR pin low or tie it permanently to GND.

4.7. Power Supply Regulation

With a high-precision low dropout regulator (LDO), the FS108X is designed to be powered directly from a single supply voltage range from 1.8 V to 3.6 V. The output voltage of this LDO is 1.8 V (PIN5: VDD), which provides a precision supply voltage for internal circuits of the FS108X.

The FS108X can be driven by a single 3 V battery, such as the CR2025 or CR2032 type. It can also operate from rechargeable Li-Ion batteries, but the designer must take into account that the voltage. During a charge cycle may exceed the absolute maximum ratings of the FS108X. To avoid damage to the device, use a power switch or a DC-DC buck device.

Benefit from the built-in low-noise LDO; additional off-the-shelf high-precision LDO chips are not required when this product is used for small biopotential measurements. It can help reduce the system size and power, as well as cost.

4.8. Shutdown Mode

The FS108X includes an enable pin (PIN7: EN) that further enhances the flexibility and ease of use in portable applications where power consumption is critical. A logic-level signal can be applied to this pin to switch to shutdown mode, even when the supply is still on.

Driving the EN pin low places the FS108X in shutdown mode and draws less than 0.1 μ A of supply current, offering considerable power savings. To enter normal operation, drive EN high. If not using this feature, permanently tie EN to the chip supply (PIN6: LDOIN).

Notice that all circuits in the FS108X will enter sleep mode during shutdown operation.

4.9. I/O Protection

All terminals of the FS108X are protected against ESD with specialized circuitry. The measured ESD rating for each pin of the FS108X is about ± 4 kV for HBM mode, and ± 500 V for CDM mode. In addition, the input structure allows DC overload conditions that are a diode drop above the positive supply and a diode drop below the negative supply. Voltages beyond the diode drop of the supplies cause the ESD diodes to conduct and enable current to flow through the diode. Therefore, it is necessary to ensure each of the inputs with limited voltage that does not exceed the supplies.

5. SPI Interface

5.1. I/O Description

The serial peripheral interface (SPI)-compatible serial interface consists of four signals: CS, SCLK, SDI, and SDO. The interface reads and writes registers and controls FS108X operation.

5.1.1. Chip Select (CS)

CS selects the FS108X for SPI communication. CS must remain low for the entire duration of the serial communication. After the serial communication is finished, always wait for four or more t_{CLK} cycles before taking CS high. When CS is taken high, the serial interface is reset, SCLK and SDI are ignored, and SDO enters a high-impedance state.

5.1.2. Serial Clock (SCLK)

SCLK is the SPI serial clock. SCLK is used to shift commands in and shift data out from the device. The serial clock features a Schmitt-triggered input and clocks data on the SDI and SDO pins into and out of the FS108X. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally forcing a clock event. When shifting in commands with SCLK, make sure that the entire set of SCLKs is issued to the device. Failure to do so could result in the device serial interface being placed into an unknown state, requiring CS to be taken high to recover.

5.1.3. Data Input (SDI)

The data input pin (SDI) is used along with SCLK to communicate with the FS108X (opcode commands and register data). The device latches data on SDI on the SCLK falling edge.

5.1.4. Data Output (SDO)

The data output pin (SDO) is used with SCLK to read register data from the FS108X. Data on SDO are shifted out on the SCLK rising edge. SDO goes to an available state when CS is low. In read data continuous mode (see the SPI Command Definitions section for more details), the SDO output line also indicates when new data are available. This feature can be used to minimize the number of connections between the device and the system controller.

5.2. Timing Characteristics




Figure 5. SPI Timing Diagram

Parameter	Description
t_{CLK}	Master clock period
t_{CSSC}	CS low to first SCLK, setup time
t_{SCLK}	SCLK period
$t_{SPWH, L}$	SCLK pulse width, high and low
t_{DIST}	SDI valid to SCLK falling edge: setup time
t_{DIHD}	Valid SDI after SCLK falling edge: hold time
t_{DOPD}	SCLK rising edge to SDO valid
t_{CSH}	CS high pulse
t_{CSDOD}	CS low to SDO driven
t_{SCCS}	Eighth SCLK falling edge to CS high
$t_{SDECODE}$	Command decode time
t_{CSDOZ}	CS high to SDO Hi-Z

5.3. SPI Command Definitions

The FS108X provides flexible configuration control. The opcode commands summarized in the following table control and configure the FS108X operation. The opcode commands are stand-alone, except for the register read and register write operations, which require a second command byte plus data. CS can be taken high or held low between opcode commands but must stay low for the entire command operation (especially for multi-byte commands). System opcode commands and the RDATA command are decoded by the FS108X on the seventh SCLK falling edge. The register read and write opcodes are decoded on the eighth SCLK falling edge. Be sure to follow SPI timing requirements when pulling CS high after issuing a command.

Command	Description	Opcodes	Operand
RESET	Reset the device	1111_1110(0xFE)	--
RDATA	Read data by command; supports multiple read backs.	0000_0001(0x01)	--
RREG	Read nnnn registers starting at address rrrr	0001_rrrr(0x1x)	xxxx_nnnn
WREG	Write nnnn registers starting at address rrrr	0010_rrrr(0x2x)	xxxx_nnnn

(1) nnnn = number of registers to be read or written. For example, to read or write three registers, set nnnn = 0010.

(2) rrrr = starting register address for read and write opcodes.

5.3.1. RESET: Reset Registers to Default Values

This command resets and returns all register settings to the default values. There are no restrictions on the SCLK rate for this command, and it can be issued at any time. Avoid sending any commands during this time.

5.3.2. RDATA: Read Data

There is no restriction on the SCLK rate for this command, and there is no wait time needed for the subsequent commands or data retrieval SCLKs. To retrieve data from the device after the RDATA command is issued. The following figure shows the recommended way to use the RDATA command.




Figure 6. RDATA Usage

5.3.3. RREG: Read from Register

This opcode reads register data. The Register Read command is a two-byte opcode followed by the output of the register data. The first byte contains the command opcode and the register address. The second byte of the opcode specifies the number of registers to read.

First opcode byte: 0001 rrrr, where rrrr is the starting register address.

Second opcode byte: 0000 nnnn, where nnnn is the number of registers to read.

The 17th SCLK rising edge of the operation clocks out the MSB of the first register, as shown in the following figure. The RREG command can be issued at any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that CS must be low for the entire command.




Figure 7. RREG Command Example: Read Two Registers Starting from Register 00h (CH1SET Register in FS108X).
(OPCODE 1 = 0001 0000, OPCODE 2 = 0000 0001)

5.3.4. WREG: Write to Register

This opcode writes register data. The Register Write command is a two-byte opcode followed by the input of the register data. The first byte contains the command opcode and the register address. The second byte of the opcode specifies the number of registers to write.

First opcode byte: 0010 rrrr, where rrrr is the starting register address.

Second opcode byte: 0000 nnnn, where nnnn is the number of registers to write.

After the opcode bytes, the register data follows (in MSB-first format), as shown in the following figure. The WREG command can be issued at any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that CS must be low for the entire command.




Figure8. WREG Command Example: Write Two Registers Starting from 00h (CH1SET Register FS108X)

(OPCODE 1 = 0010 0000, OPCODE 2 = 0000 0001)

5.4. SPI Register Definition

5.4.1. Register Assignment

Address	Register	Default Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	CH1SET	0010_0000	Reserved	Reserved	CHLPD	Gain2_2	Gain2_1	Gain2_0	Gain1_1	Gain1_0
01h	CH2SET	0010_0000	Reserved	Reserved	CHLPD	Gain2_2	Gain2_1	Gain2_0	Gain1_1	Gain1_0

5.4.2. User Register Description

5.4.2.1. CH1SET: Channel 1 Settings (Address=0000, Default Value=0010_0000)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved	Reserved	CHL1PD	Gain2_2	Gain2_1	Gain2_0	Gain1_1	Gain1_0
Bit[7:6]	Reserved 00 (default).						
Bit[5] ⁽¹⁾	CHL1PD[1] together with PIN 9 (CHLEN): Channel Power Down and Power Up. 1(default);0. NOTE ⁽²⁾ : CHL1PD XOR CHLEN = 1, Enable Channel 1;CHL1PD XOR CHLEN = 0, Shut Down Channel 1.						
Bit[4:2]	Gain2[2:0]: the second-stage gain setting of Channel 1 000=40 (default);001=10;010=20;011=30;100=60;101=80.						
Bit[1:0]	Gain1[1:0]: the first-stage gain setting of Channel 1 00=9 (default);01=5.						

5.4.2.2. CH2SET: Channel 2 Settings (Address=0001, Default Value=0010_0000)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved	Reserved	CHL2PD	Gain2_2	Gain2_1	Gain2_0	Gain1_1	Gain1_0
Bit[7:6]	Reserved 00 (default).						
Bit[5] ⁽¹⁾	CHL2PD[1] together with PIN 9 (CHLEN): Channel Power Down and Power Up. 1(default);0. NOTE ⁽²⁾ : CHL2PD XNOR CHLEN = 1, Enable Channel 2;CHL2PD XNOR CHLEN = 0, Shut Down Channel 2.						
Bit[4:2]	Gain2[2:0]: the second-stage gain setting of Channel 2 000=40 (default);001=10;010=20;011=30;100=60;101=80.						
Bit[1:0]	Gain1[1:0]: the first-stage gain setting of Channel 2 00=9 (default);01=5.						

* (1) available for dual-channel chip ECG1082.

* (2) details see the following truth table for channel selection.

5.5. Channel Selection Description

5.5.1. #Channel 1

CHL1PD	CHLEN	CHANNEL 1	Logic Operation
1	0	ON	XOR: $\text{CHL2PD} \oplus \text{CHLEN}$
1	1	OFF	
0	0	OFF	
0	1	ON	

5.5.2. #Channel 2

CHL2PD	CHLEN	CHANNEL 2	Logic Operation
1	0	OFF	XNOR: $\text{CHL2PD} \odot \text{CHLEN}$
1	1	ON	
0	0	ON	
0	1	OFF	

6. Application Information

As a case, the FS108X can be used to record the complete shape of an ECG waveform with minimal distortion. With high performance, the FS108X enables the acquisition of ECG from the subject's chest, hand, and fingers for different application scenarios. In addition, space is at a premium for wearable device configuration. As shown in Figures 9 and 10, by using as few external components as possible, the application circuit based on the FS108X is optimized for size.

6.1. Application Circuits

There are two different types of circuit configuration according to the chip category. The circuits in Figure 9 and Figure 10 are designed for monitoring single-lead and dual-channel ECG, respectively.




Figure 9. Signal-Channel Signal Conditioning with **THREE** Electrodes




Figure 10. Dual-Channel Signal Conditioning with **4/5** Electrodes

6.2. RLD Electrode (Reference Electrode) Configuration

To improve the system CMRR performance, a driven lead (or reference electrode) is recommended to be implemented when the FS108X is adopted in practical applications. It is available through the RLD circuitry to minimize the effects of common-mode voltages induced by the power line and other interfering sources. As a safety measure, place a resistor between the RLD pin (PIN19: RLD) and the electrode connected to the subject to ensure that current flow is limited. Details are in the Theory of Operation Section (RLD Circuitry).

For a chest-based ECG system, electrodes are typically placed on the chest near the heart. The two sensing electrodes are placed under the pectoral muscles. Because the distance from the heart to the FS108X is small, and the heart signal is strong and there is less muscle artifact interference. In this application, an RLD electrode as an alternative configuration is recommended. Definitely, the use of an RLD electrode can significantly improve the rejection of noise and motion artifacts.

For hand/finger-based ECG systems, ECG signals are measured at the hands or fingers. The source signal is weaker than when measured closer to the heart. Additionally, the arm and upper body movement of the subject create large motion artifacts, and the long lead length makes the system susceptible to common-mode interference. RLD electrode is strongly recommended in this application to maintain high-quality signals.

What's important, there is no strict requirement for the location of the RLD electrode. It can be placed near one of the sense electrodes (either INP or INN), or far away from which. It's worth noting that the RLD electrode must be isolated from each of the input electrodes, avoiding short connections.

6.3. Driving ADCs

The ability of FS108X to drive capacitive loads makes it ideal for driving an ADC without an additional buffer. However, depending on the input architecture of the ADC, a simple, low-pass RC network may be required to decouple the transients from the switched capacitor input typical of modern ADCs. That can effectively reduce noise and aliasing. Therefore, the output pin of each signal channel (VO1: PIN17, VO2: PIN18) is recommended to be bypassed with a 10-pF capacitor in practical applications.

Definitely, a high-resolution ADC with high effective number bits (ENOB) is preferable when high-quality ECG wave forms are expected in certain applications.

6.4. ESD Protection

The measured ESD rating for each pin of the FS108X is about ± 4 kV for HBM mode, and ± 500 V for CDM mode. For further safety considerations, a complete solution includes further clamping using additional ESD devices, such as LESD5Z3.3T1G. In this case, the ESD rating of the system can achieve about 15 KV level.

6.5. Sensor Electrodes Material

The FS108X supports both wet-contact electrodes and dry-contact electrodes input for small biopotential recording. The sensor electrodes that can be adopted are listed as follows:

- Wet electrodes: Silver-Silver Chloride (Ag-AgCl), etc.
- Dry electrodes: Metal (Cu, Ag, etc.), conductive fabric, graphene, etc.

6.6. PCB Layout Recommendations

Due to the weak biosignals, it is pretty important to follow good layout practices to optimize system performance.

6.6.1. Power Supplies and Grounding


The FS108X has a built-in LDO. VDD as the output of the LDO, provides the supply for the entire integrated circuit, which should be as quiet as possible. For supply pins LDOIN and VDD, each pin should be bypassed with a 1- μ F capacitor. Alternatively, a decoupling circuit using a 1- μ F capacitor in parallel with a 0.1- μ F capacitor is also recommended. Place a 0.1- μ F capacitor close to the supply pin. A 1- μ F capacitor can be used farther away from the device. The placement of the digital circuits (such as the DSP, microcontrollers, and FPGAs) in the system is done such that the return currents on those devices do not cross the FS108X analog return path. It is worth noting that excessive decoupling capacitance may increase power dissipation during power cycling.

6.6.2. Shielding Analog Signal Paths

As for precision circuits, it is essential to keep the input traces symmetrical and length matched and make wires short, use direct interconnections, and avoid stray wiring capacitance, particularly at the analog input pins. These pins are high-impedance and extremely sensitive to extraneous noise. Digital signals should be kept as far as possible from the analog input signals on the PCB. What's more, splitting the ground plane (Digital and Analog circuit is recommended, which may significantly improve the noise rejection of the system. and Analog) on mixed-signal PCBs to isolate the digital circuits from that.

7. ECG Measurements

The FS108X provides a promising and attractive solution for wearable ECG applications, particularly for hand-based ECG and finger-based ECG recording when dry electrodes are preferred. The ECG wave forms recorded by the application circuit of the FS108X are shown in Figure 11 and Figure 12.



(a) Simulated ECG Recording



(b) Human ECG Recording with Dry Electrodes

Figure 11. Performance Test for ECG Recording by KS1082-EDB.



(c) Chest-Based ECG Monitoring with Dry-Electrodes (d) Finger-Based ECG Monitoring with Dry-Electrodes

Figure 12. Real-Time ECG Monitoring by the KSECG-DK with Dry Electrodes on the Subject's Chest (a), and Subject's Fingers (b).

8. Package Information




Figure 13. 20-Pin Quad Flat No-Lead Package.

8.1. NOTE for Exposed PAD:

This package incorporates an exposed pad that is designed for circuit ground and thermal heat sink. This pad must be soldered directly to the ground plane of the printed circuit board (PCB).